











SBVS254B - FEBRUARY 2018 - REVISED AUGUST 2018

TPS7A05

TPS7A05 1-μA Ultralow I_Q, 200-mA, Low-Dropout Regulator in a Small-Size Package


Features

- Ultralow I_Q: 1 μA (typ), 3 μA (max)
 - I_{GND}: 6 μA (typ) at 200 mA
- **Excellent Transient Response**
- Packages:
 - 1.0-mm × 1.0-mm X2SON (4)
 - 0.65-mm × 0.65-mm DSBGA (4)
 - SOT-23 (5)
- Input Voltage Range: 1.4 V to 5.5 V
- Output Accuracy: 1% Typical, 3% Maximum
- Available in Fixed-Output Voltage:
 - 0.8 V to 3.3 V
- Very Low Dropout:
 - 235 mV (max) at 200 mA (3.3 V_{OLIT})
- **Active Output Discharge**
- Foldback Current Limit
- Stable With a 0.47-µF or Larger Capacitor

Applications

- Wearable Electronics
- Ultrabooks, Tablets, eReaders
- Always-On Power Supplies
- Set-Top Boxes
- Gaming Controllers, Remote Controls, Toys, **Drones**
- Wireless Handsets and Smart Phones
- Portable and Battery-Powered Equipment

Typical Application Circuit



3 Description

The TPS7A05 is an ultra-small, low quiescent current low-dropout regulator (LDO) that can source 200 mA with excellent transient performance. This device has an output range of 0.8 V to 3.3 V with a typical 1% accuracy.

The TPS7A05, with ultralow I_Q (1 μ A), consumes very-low quiescent current for extending battery life in battery-powered applications. The device can be operated from rechargeable Li-Ion batteries, Liprimary battery chemistries such as Li-SOCI2, Li-MnO2, as well as two- or three-cell alkaline batteries.

The TPS7A05 is available with an active pulldown circuit to quickly discharge the output when disabled.

The TPS7A05 is fully specified for $T_J = -40^{\circ}\text{C}$ to +125°C operation, and is available in standard X2SON (DQN), SOT-23 (DBV), and DSBGA (YKA) packages.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
TPS7A05	X2SON (4)	1.00 mm × 1.00 mm
	DSBGA (4)	0.65 mm × 0.65 mm
	SOT-23 (5)	2.90 mm × 1.60 mm

(1) For all available packages, see the package option addendum at the end of the data sheet.

Ground Current vs Output Current






Table of Contents

1	Features 1	7.4 Device Functional Modes	. 18
2	Applications 1	8 Application and Implementation	19
3	Description 1	8.1 Application Information	. 19
4	Revision History2	8.2 Typical Application	. 24
5	Pin Configuration and Functions3	9 Power Supply Recommendations	24
6	Specifications4	10 Layout	2
•	6.1 Absolute Maximum Ratings	10.1 Layout Guidelines	. 2
	6.2 ESD Ratings	10.2 Layout Example	. 2
	6.3 Recommended Operating Conditions	11 Device and Documentation Support	26
	6.4 Thermal Information	11.1 Device Support	. 20
	6.5 Electrical Characteristics	11.2 Documentation Support	. 20
	6.6 Switching Characteristics	11.3 Receiving Notification of Documentation Updates	2 (
	6.7 Typical Characteristics	11.4 Community Resources	. 20
7	Detailed Description 15	11.5 Trademarks	. 2
	7.1 Overview	11.6 Electrostatic Discharge Caution	. 20
	7.2 Functional Block Diagram 15	11.7 Glossary	. 20
	7.3 Feature Description	12 Mechanical, Packaging, and Orderable Information	2


4 Revision History


Ci	hanges from Revision A (May 2018) to Revision B	Page
•	Changed 1-mm x 1-mm to Small-Size in document title	1
•	Changed YKA (DSBGA) package status to production data	1
•	Added Accuracy for 1.825 V in Electrical Characteristics table	ξ
•	Changed Output current limit in Electrical Characteristics table	[
•	Added Output current limit for +85°C in Electrical Characteristics table	
•	Changed Short-circuit current limit in Electrical Characteristics table	
•	Added Dropout voltage for 1.825 V in Electrical Characteristics table	
•	Changed y-axis scaling and added conditions for I _{OUT} Transient 0 mA to 100 mA figure	7
•	Changed y-axis scaling and added conditions for I _{OUT} Transient 0 mA to 200 mA figure	8
•	Added I _{OUT} Transient 0 mA to 50 mA figure to I _{OUT} Transient 3 µA to 3 mA figure	8
•	Added slew rate condition to V_{IN} Transient figures ($I_{OUT} = 100$ mA and $I_{OUT} = 200$ mA)	9
•	Added V _{IN} Transient figures (I _{OUT} = 150 mA and I _{OUT} = 20 mA)	10
<u>•</u>	Added V_{IN} condition to <i>PSRR</i> vs <i>Frequency and I_{OUT}</i> figure ($V_{OUT} = 1.8 \text{ V}$)	13
Cł	hanges from Original (February 2018) to Revision A	Page
	Released to production	

NC




5 Pin Configuration and Functions





YKA Package 4-Pin DSBGA, 0.35-mm Pitch Top View



DBV Package
5-Pin SOT-23
Top View

1 5 OUT

IN


GND

ΕN

3

YKA Package 4-Pin DSBGA, 0.35-mm Pitch Bottom View

Not to scale



Pin Functions

PIN					
NAME DQN DBV YKA		I/O	DESCRIPTION		
IN	4	1	A1	Input	Input pin. For best transient response and to minimize input impedance, use the recommended value or larger ceramic capacitor from IN to ground as listed in the <i>Recommended Operating Conditions</i> table. Place the input capacitor as close to input of the device as possible.
EN	3	3	B1	Input	Enable pin. Driving this pin to logic high enables the device; driving this pin to logic low disables the device. If enable functionality is not required, this pin must be connected to IN. V_{EN} must not exceed V_{IN} .
GND	2	2	B2	_	Ground pin. This pin must be connected to ground on the board.
OUT	1	5	A2	Output	Regulated output pin. A capacitor is required from OUT to ground for stability. For best transient response, use the nominal recommended value or larger ceramic capacitor from OUT to ground. Follow the recommended capacitor value as listed in the <i>Recommended Operating Conditions</i> table. Place the output capacitor as close to output of the device as possible.
NC	_	4	_	_	No connect pin. This pin is not internally connected. Connect to ground or leave floating.
Thermal pad	Pad	_	_	_	Connect the thermal pad to a large-area ground plane. This pad is not an electrical connection to the device ground.



6 Specifications

6.1 Absolute Maximum Ratings

Over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
Voltage ⁽²⁾	IN	-0.3	6.0	
	EN	-0.3	$V_{IN} + 0.3$	V
	OUT	-0.3	V_{IN} + 0.3 or 3.6 ⁽³⁾	
Current	Maximum output current	Internally limited		Α
Temperature	Operating junction temperature, T _J	-40	125	۰,0
	Storage temperature, T _{stg}	-65	150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

			VALUE	UNIT
\/	Clastrostatia diasharas	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±1000	\/
V _(ESD) Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±500	V	

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

		MIN	NOM	MAX	UNIT
V _{IN}	Input supply voltage	1.4		5.5	٧
V _{EN}	Enable supply voltage	0		V_{IN}	٧
V_{OUT}	Nominal output voltage range	0.8		3.3	٧
I _{OUT}	Output current ⁽¹⁾	0		200	mA
C _{IN}	Input capacitor		1		μF
C _{OUT}	Output capacitor	0.47	1	22	μF
TJ	Operating junction temperature	-40		125	°C

⁽¹⁾ Output current of 10 μA minimum required to meet output voltage accuracy specification.

6.4 Thermal Information

			TPS7A05				
	THERMAL METRIC ⁽¹⁾	DBV (SOT-23)	DQN (X2SON)	YKA (DSBGA)	UNIT		
		5 PINS	4 PINS	4 PINS			
$R_{\theta JA}$	Junction-to-ambient thermal resistance	185.6	144.1	198.0	°C/W		
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	104.3	137.9	2.1	°C/W		
$R_{\theta JB}$	Junction-to-board thermal resistance	54.5	83.5	66.9	°C/W		
Ψ_{JT}	Junction-to-top characterization parameter	31.0	5.3	0.9	°C/W		
Y_{JB}	Junction-to-board characterization parameter	54.5	83.8	76.0	°C/W		
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	n/a	71.8	n/a	°C/W		

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

⁽²⁾ All voltages with respect to GND.

⁽³⁾ V_{IN} + 0.3 V or 3.6 V (whichever is smaller)

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



6.5 Electrical Characteristics

specified at $T_J = -40$ °C to +125°C, $V_{IN} = V_{OUT(nom)} + 0.5$ V or 1.4 V (whichever is greater), $I_{OUT} = 1$ mA, $V_{EN} = V_{IN}$, $C_{IN} = 1$ μ F, and $C_{OUT} = 1$ μ F (unless otherwise noted); typical values are at $T_J = 25$ °C.

	PARAMETER	TEST	CONDITIONS	MIN	TYP	MAX	UNIT
	Naminal agains(1)	V _{OUT} ≥ 1.0 V, T _J =	: 25°C	-1%		1%	
	Nominal accuracy (1)	V_{OUT} < 1.0 V, T_{J} =	= 25°C	-10		10	mV
		V _{OUT} ≥ 1.0 V, T _J =	=-40°C to +85°C	-2%		2%	
		V _{OUT} ≥ 1.0 V		-3%		3%	
	Accuracy over temperature ⁽¹⁾	V _{OUT} < 1.0 V, T _J =	= -40°C to +85°C	-20		20	\/
	Accuracy over temperature	V _{OUT} < 1.0 V		-30		30	mV
		V _{OUT} = 1.825 V, T I _{OUT} = 100 μA	$T_{J} = +10^{\circ}\text{C to } +45^{\circ}\text{C},$	-0.9%		0.9%	
$\Delta V_{OUT(\Delta VIN)}$	Line regulation	$V_{OUT(nom)} + 0.5 V$ $T_{J} = -40^{\circ}C \text{ to } +85$			5	16.5	mV
		V _{OUT(nom)} + 0.5 V	$\leq V_{IN} \leq 5.5 V^{(2)}$			18	mV
$\Delta V_{OUT(\Delta IOUT)}$	Load regulation ⁽³⁾	100 μA \leq I _{OUT} \leq 20 V _{IN} = V _{OUT(nom)} + T _J = -40°C to +85	$V_{DO(max)} + 0.1 V$		20	43	mV
, ,		100 μ A \leq I _{OUT} \leq 20 $V_{IN} = V_{OUT(nom)} +$				55	mV
		$T_J = 25^{\circ}C$, $I_{OUT} =$	1 μΑ	0.6	1	1.3	-
I_{GND}	Ground current	$I_{OUT} = 1 \mu A, T_J = -$	-40°C to +85°C			2	μΑ
		I _{OUT} = 1 μA				3	
I _{SHDN}	Shutdown current	$V_{EN} = 0.4 \text{ V}, 1.4 \text{ V}$	$^{\prime} \le V_{IN} \le 5.5 \text{ V}, T_{J} = 25^{\circ}\text{C}$		100	300	nA
I _{CL}	Output current limit	$V_{OUT} = 90\% \times V_{OU} V_{DO(max)} + 0.5 V$	$V_{OUT} = 90\% \times V_{OUT(nom)}, V_{IN} = V_{OUT(nom)} + V_{DO(max)} + 0.5 V$		450	700	mA
I _{CL}	Output current limit	$V_{OUT} = 90\% \times V_{OI}$ $V_{DO(max)} + 0.5 V$, $T_{J} = 0^{\circ}C \text{ to } +85^{\circ}C$	$UT(nom)$, $V_{IN} = V_{OUT(nom)} +$	250	450	700	mA
I _{SC}	Short-circuit current limit	V _{OUT} = 0 V			65	150	mA
			0.8 V ≤ V _{OUT} < 1.0 V			915	
			1.0 V ≤ V _{OUT} < 1.2 V			758	
		I _{OUT} = 200 mA,	1.2 V ≤ V _{OUT} < 1.5 V			609	
		$T_J = -40^{\circ}C$ to	1.5 V ≤ V _{OUT} < 1.8 V			469	
		+85°C	1.8 V ≤ V _{OUT} < 2.5 V			341	
			2.5 V ≤ V _{OUT} < 3.3 V			275	
			V _{OUT} = 3.3 V			212	, ,
			0.8 V ≤ V _{OUT} < 1.0 V			1004	mV
V_{DO}	Dropout voltage (4)		1.0 V ≤ V _{OUT} < 1.2 V			837	
			1.2 V ≤ V _{OUT} < 1.5 V			679	679
		I _{OUT} = 200 mA	1.5 V ≤ V _{OUT} < 1.8 V			525	
		1001 200	1.8 V ≤ V _{OUT} < 2.5 V			382	
			2.5 V ≤ V _{OUT} < 3.3 V			308	
			V _{OUT} = 3.3 V			235	
		$I_{OUT} = 100 \mu A,$ $T_{J} = +10^{\circ}C \text{ to}$ $+45^{\circ}C$	V _{OUT} = 1.825 V			20	mV

⁽¹⁾ $I_{OUT} \ge 10 \ \mu A$ required to meet accuracy specifications. (2) $V_{IN} = 1.4 \ V$ for $V_{OUT} \le 0.9 \ V$. (3) Load Regulation is normalized to the output voltage at $I_{OUT} = 1 \ mA$.

⁽⁴⁾ Dropout is measured by ramping V_{IN} down until $V_{OUT} = V_{OUT (nom)} - 5\%$.



Electrical Characteristics (continued)

specified at $T_J = -40^{\circ}C$ to +125°C, $V_{IN} = V_{OUT(nom)} + 0.5$ V or 1.4 V (whichever is greater), $I_{OUT} = 1$ mA, $V_{EN} = V_{IN}$, $C_{IN} = 1$ μF , and $C_{OUT} = 1$ μF (unless otherwise noted); typical values are at $T_J = 25^{\circ}C$.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
		f = 1 kHz, I _{OUT} = 30 mA		40			
PSRR	Power-supply rejection ratio	f = 500 kHz, I _{OUT} = 30 mA		30		dB	
		f = 1 MHz, I _{OUT} = 30 mA		40			
V _N	Output voltage noise	$BW = 10 \text{ Hz to } 100 \text{ kHz}, V_{OUT} = 1.2 \text{ V},$ $I_{OUT} = 30 \text{ mA}$		180		μV _{RMS}	
V _{UVLO}	UVLO threshold	V _{IN} rising	1.21	1.3	1.37	V	
V _{UVLO(HYST)}	UVLO hysteresis	V _{IN} falling		40		mV	
V _{UVLO}	UVLO threshold	V _{IN} falling	1.17		1.33	V	
V _{EN(HI)}	EN pin logic high voltage		0.9			V	
V _{EN(LO)}	EN pin logic low voltage				0.4	V	
I _{EN}	EN pin current	V _{EN} = V _{IN} = 5.5 V		10		nA	
R _{PULLDOWN}	Pulldown resistor	V _{IN} = 3.3 V, P version only		120		Ω	
T	Thermal shutdown	Shutdown, temperature increasing		160		00	
T _{sd}	temperature	Reset, temperature decreasing		140		°C	

6.6 Switching Characteristics

specified at $T_J = -40$ to +125°C, $V_{IN} = V_{OUT(nom)} + V_{DO(max)} + 0.5$ V, $I_{OUT} = 10$ mA, $C_{IN} = 1$ μF , and $C_{OUT} = 1$ μF (unless otherwise noted); typical values are at $T_J = 25$ °C.


	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{STR}	Start-up time ⁽¹⁾	From EN assertion to $V_{OUT} = 95\% \times V_{OUT(nom)}$, $V_{OUT} = 1.8 \text{ V}$		1.5	2.8	ms

(1) See the Special Considerations When Ramping Down IN and Enable section for details on minimum ramp down rates to ensure specified start-up time.




6.7 Typical Characteristics

at operating temperature $T_J = 25^{\circ}C$, $V_{IN} = V_{OUT(NOM)} + 0.5 \text{ V}$ or 2.0 V (whichever is greater), $I_{OUT} = 1 \text{ mA}$, $V_{EN} = V_{IN}$, $C_{IN} = 1 \text{ } \mu\text{F}$, and $C_{OUT} = 1 \text{ } \mu\text{F}$ (unless otherwise noted)





at operating temperature $T_J = 25^{\circ}C$, $V_{IN} = V_{OUT(NOM)} + 0.5 \text{ V}$ or 2.0 V (whichever is greater), $I_{OUT} = 1 \text{ mA}$, $V_{EN} = V_{IN}$, $C_{IN} = 1 \text{ } \mu\text{F}$, and $C_{OUT} = 1 \text{ } \mu\text{F}$ (unless otherwise noted)




Submit Documentation Feedback

Copyright © 2018, Texas Instruments Incorporated




at operating temperature $T_J = 25$ °C, $V_{IN} = V_{OUT(NOM)} + 0.5$ V or 2.0 V (whichever is greater), $I_{OUT} = 1$ mA, $V_{EN} = V_{IN}$, $C_{IN} = 1$ μ F, and $C_{OUT} = 1$ μ F (unless otherwise noted)





at operating temperature $T_J = 25$ °C, $V_{IN} = V_{OUT(NOM)} + 0.5$ V or 2.0 V (whichever is greater), $I_{OUT} = 1$ mA, $V_{EN} = V_{IN}$, $C_{IN} = 1$ μ F, and $C_{OUT} = 1$ μ F (unless otherwise noted)




Submit Documentation Feedback

Copyright © 2018, Texas Instruments Incorporated




at operating temperature $T_J = 25^{\circ}C$, $V_{IN} = V_{OUT(NOM)} + 0.5$ V or 2.0 V (whichever is greater), $I_{OUT} = 1$ mA, $V_{EN} = V_{IN}$, $C_{IN} = 1$ μ F, and $C_{OUT} = 1$ μ F (unless otherwise noted)





at operating temperature $T_J = 25$ °C, $V_{IN} = V_{OUT(NOM)} + 0.5$ V or 2.0 V (whichever is greater), $I_{OUT} = 1$ mA, $V_{EN} = V_{IN}$, $C_{IN} = 1$ 1 μ F, and C_{OUT} = 1 μ F (unless otherwise noted)




Product Folder Links: TPS7A05

Submit Documentation Feedback

Copyright © 2018, Texas Instruments Incorporated




at operating temperature $T_J = 25$ °C, $V_{IN} = V_{OUT(NOM)} + 0.5$ V or 2.0 V (whichever is greater), $I_{OUT} = 1$ mA, $V_{EN} = V_{IN}$, $C_{IN} = 1$ μ F, and $C_{OUT} = 1$ μ F (unless otherwise noted)



TEXAS INSTRUMENTS

Typical Characteristics (continued)

at operating temperature $T_J = 25^{\circ}C$, $V_{IN} = V_{OUT(NOM)} + 0.5 \text{ V}$ or 2.0 V (whichever is greater), $I_{OUT} = 1 \text{ mA}$, $V_{EN} = V_{IN}$, $C_{IN} = 1 \text{ } \mu\text{F}$, and $C_{OUT} = 1 \text{ } \mu\text{F}$ (unless otherwise noted)



Submit Documentation Feedback

Copyright © 2018, Texas Instruments Incorporated

Temperature




7 Detailed Description

7.1 Overview

The TPS7A05 is a ultra-low I_Q linear voltage regulator that is optimized for excellent transient performance. These characteristics make the TPS7A05 ideal for most battery-powered applications.

This low-dropout regulator (LDO) offers foldback current limit, shutdown, thermal protection, and optional active discharge.

7.2 Functional Block Diagram





7.3 Feature Description

7.3.1 Excellent Transient Response

The device includes several innovative circuits to ensure excellent transient response. Dynamic biasing increases the I_Q for a short duration during transients to extend the closed-loop bandwidth and improve the device response time during transients.

Adaptive biasing increases the I_Q as the dc load current increases, extending the bandwidth of the control loop. The device response time across the output voltage range is constant because of the use of a buffered reference topology, which keeps the control loop in unity gain at any output voltage.

These features give the device a wide loop bandwidth during transients that ensure excellent transient response while maintaining the device low I_Q in steady-state conditions; see the *Application and Implementation* section for more details.

7.3.2 Active Discharge

Devices with this option have an internal pulldown MOSFET that connects a $120-\Omega$ resistor to ground when the device is disabled to actively discharge the output voltage. The active discharge circuit is activated when the device is disabled, in undervoltage lockout (UVLO), or in thermal shutdown.

The discharge time after disabling depends on the output capacitance (C_{OUT}) and the load resistance (R_L) in parallel with the 120- Ω pulldown resistor. Equation 1 calculates the time constant:

$$\tau = \frac{120 \cdot R_L}{120 + R_L} \cdot C_{OUT} \tag{1}$$

Do not rely on the active discharge circuit for discharging a large amount of output capacitance after the input supply has collapsed because reverse current can flow from the output to the input. This reverse current flow can cause damage to the device. Limit reverse current to no more than 5% of the device-rated current.

7.3.3 Low Io in Dropout

In most LDOs the I_Q significantly increases when the device is placed into dropout, which is especially true for low I_Q LDOs with adaptive biasing. The TPS7A05 detects when operating in dropout and disables the adaptive biasing, minimizing the I_Q increase.

7.3.4 Undervoltage Lockout (UVLO)

The undervoltage lockout (UVLO) circuit monitors the input voltage (V_{IN}) to prevent the device from turning on before V_{IN} rises above the lockout voltage. The UVLO circuit also disables the output of the device when V_{IN} falls below the lockout voltage. If the device includes the optional active discharge, the output is connected to ground with a 120- Ω pulldown resistor when V_{IN} is below the lockout voltage; see the *Application and Implementation* section for more details.

7.3.5 Enable

The enable pin for the device is active high. The output of the device is turned on when the enable pin voltage is greater than the EN pin logic high voltage, and the output of the device is turned off when the enable pin voltage is less than the EN pin logic low voltage. A voltage less than the EN pin logic low voltage on the enable pin disables all internal circuits.

At the next turn-on, any voltage on the EN pin below the logic low voltage ensures a normal start-up waveform with start-up ramp rate control, provided there is enough time to discharge the output capacitance. If shutdown capability is not required, connect EN to IN. V_{EN} must not exceed V_{IN} .

7.3.6 Internal Foldback Current Limit

The internal foldback current-limit circuit is used to protect the LDO against high-load current faults or shorting events. The foldback mechanism lowers the current limit as the output voltage decreases, and limits power dissipation during short-circuit events while still allowing for the device to operate at its rated output current; see Figure 29.



Feature Description (continued)

A foldback example for this device is that when V_{OUT} is 90% of $V_{OUT(nom)}$ the current limit is I_{CL} (typical); however, if V_{OUT} is forced to 0 V the current limit is I_{SC} (typical).

In many LDOs the foldback current limit can prevent start-up into a constant-current load or a negatively-biased output. The foldback mechanism for this device goes into a brick-wall current limit when $V_{OUT} > 500$ mV (typ), thus limiting current to I_{CL} (typical) and, when V_{OUT} is approximately 0 V, current is limited to I_{SC} (typical) to ensure normal start-up into a variety of loads.

The foldback current limit is disengaged when $I_{OUT} < 1$ mA (typical) to reduce I_Q . As such, the current-limit loop takes longer to respond to a current-limit event when $I_{OUT} < 1$ mA (typ).

Thermal shutdown can activate during a current-limit event because of the high power dissipation typically found in these conditions. To ensure proper operation of the current limit, minimize the inductances to the input and load. Continuous operation in current limit is not recommended.

7.3.7 Thermal Shutdown

The device contains a thermal shutdown protection circuit to disable the device when thermal junction temperature (T_J) of the main pass-FET rises to $T_{sd(Shutdown)}$ (typical). Thermal shutdown hysteresis assures that the LDO resets again (turns on) when the temperature falls to $T_{sd(Reset)}$ (typical).

The thermal time-constant of the semiconductor die is fairly short, and thus the device may cycle on and off when thermal shutdown is reached until power dissipation is reduced.

For reliable operation, limit the junction temperature to a maximum of 125°C. Operation above 125°C causes the device to exceed its operational specifications. Although the internal protection circuitry of the device is designed to protect against thermal overload conditions, this circuitry is not intended to replace proper heat sinking. Continuously running the device into thermal shutdown or above a junction temperature of 125°C reduces long-term reliability.

A fast start-up when $T_J > T_{sd(Reset)}$ (typical, outside of the specified operating range) causes the device thermal shutdown to assert at $T_{sd(Reset)}$ and prevents the device from turning on until the junction temperature is reduced below $T_{sd(Shutdown)}$.



7.4 Device Functional Modes

The device has several modes of operation,:

- Normal operation: The device regulates to the nominal output voltage
- Dropout operation: The pass element operates as a resistor and the output voltage is set as $V_{IN} V_{DO}$
- · Shutdown: The output of the device is disabled and the discharge circuit is activated

Table 1 shows the conditions that lead to the different modes of operation. See the *Electrical Characteristics* table for parameter values.

Table 1. Device Functional Mode Comparison

ODEDATING MODE	PARAMETER						
OPERATING MODE	V _{IN}	V _{EN}	I _{OUT}	T _J			
Normal mode	$V_{IN} > V_{OUT(nom)} + V_{DO}$ and $V_{IN} > V_{IN(min)}$	$V_{EN} > V_{EN(HI)}$	$I_{OUT} < I_{OUT(max)}$	$T_J < T_{sd(Shutdown)}$			
Dropout mode	$V_{IN(min)} < V_{IN} < V_{OUT(nom)} + V_{DO}$	$V_{EN} > V_{EN(HI)}$	$I_{OUT} < I_{OUT(max)}$	$T_J < T_{sd(Shutdown)}$			
Disabled mode (any true condition disables the device)	V _{IN} < V _{UVLO}	V _{EN} < V _{EN(LO)}	_	$T_J > T_{sd(Shutdown)}$			

7.4.1 Normal Mode

The device regulates the output to the nominal output voltage when all normal mode conditions in Table 1 are met.

7.4.2 Dropout Mode

The device is not in regulation, and the output voltage tracks the input voltage minus the voltage drop across the pass transistor of the device. In this mode, the PSRR, noise, and transient performance of the device are significantly degraded.

7.4.3 Disable Mode

In this mode, the pass element is turned off, the internal circuits are shut down, and the output voltage is actively discharged to ground by an internal resistor.



8 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

8.1.1 Recommended Capacitor Types

The device is designed to be stable using low equivalent series resistance (ESR) ceramic capacitors at the input and output. Multilayer ceramic capacitors have become the industry standard for these types of applications and are recommended, but must be used with good judgment. Ceramic capacitors that employ X7R-, X5R-, and COG-rated dielectric materials provide relatively good capacitive stability across temperature, whereas the use of Y5V-rated capacitors is discouraged because of large variations in capacitance.

Regardless of the ceramic capacitor type selected, the effective capacitance varies with operating voltage and temperature. As a rule of thumb, assume effective capacitance to decrease by as much as 50%. The input and output capacitors recommended in the *Recommended Operating Conditions* table account for an effective capacitance of approximately 50% of the nominal value.

8.1.2 Input and Output Capacitor Requirements

Although an input capacitor is not required for stability, good analog design practice is to connect a capacitor from IN to GND. This capacitor counteracts reactive input sources and improves transient response, input ripple, and PSRR. An input capacitor is recommended if the source impedance is more than 0.5 Ω . A higher value capacitor may be necessary if large, fast rise-time load or line transients are anticipated or if the device is located several inches from the input power source.

Dynamic performance of the device is improved with the use of an output capacitor. Use an output capacitor within the range specified in the *Recommended Operating Conditions* table for stability.

8.1.3 Special Considerations When Ramping Down V_{IN} and Enable

Care must be taken when ramping down voltage on the IN and EN pins to power-down the device when the operating free-air temperature is less than 15° C. The minimum ramp-down time for the IN pin is 10 ms. The minimum ramp-down time for the EN pin is 100 \mu s . Ramping at faster rates can cause the regulator to exhibit undesired startup behavior on the next power-on.

If V_{IN} is ramped down faster than 10 ms, the next startup may exhibit a partial startup, shutoff, followed by a normal soft-start startup. Figure 48 shows this response.




Figure 48. Partial Startup, Shutdown, Normal Startup With $V_{EN} = V_{IN}$

If the EN pin is ramped down faster than 100 μ s, the next startup may exhibit a delay time of up to 130 ms before the output ramps up with a normal soft-start startup. Figure 49 shows this delay.




Figure 49. Long Delay to Startup With $V_{EN} = V_{IN}$

Fast ramp downs of V_{IN} and the EN pin charge internal high-impedance nodes in the device, which take extended time to discharge below 15°C. To avoid these startup behaviors, follow the recommended minimum ramp down times for V_{IN} and the EN pin.

8.1.4 Load Transient Response

The load-step transient response is the output voltage response by the LDO to a step in load current, whereby output voltage regulation is maintained. See Figure 6 for typical load transient response. There are two key transitions during a load transient response: the transition from a light to a heavy load and the transition from a heavy to a light load. The regions in Figure 50 are broken down as described in this section. Regions A, E, and H are where the output voltage is in steady-state.

During transitions from a light load to a heavy load, the:

- Initial voltage dip is a result of the depletion of the output capacitor charge and parasitic impedance to the output capacitor (region B)
- Recovery from the dip results from the LDO increasing its sourcing current, and leads to output voltage regulation (region C)

During transitions from a heavy load to a light load, the:

- Initial voltage rise results from the LDO sourcing a large current, and leads to the output capacitor charge to increase (region F)
- Recovery from the rise results from the LDO decreasing its sourcing current in combination with the load discharging the output capacitor (region G)

A larger output capacitance reduces the peaks during a load transient but slows down the response time of the device. A larger dc load also reduces the peaks because the amplitude of the transition is lowered and a higher current discharge path is provided for the output capacitor.




Figure 50. Load Transient Waveform



8.1.5 Dropout Voltage

The device uses a PMOS pass transistor to achieve low dropout. When $(V_{IN} - V_{OUT})$ is less than the dropout voltage (V_{DO}) , the PMOS pass transistor is in the linear region of operation, and the input-to-output resistance of the device is the drain-to-source resistance of the PMOS pass transistor. V_{DO} scales with the output current and changes with temperature because the PMOS pass transistor functions like a resistor in dropout mode. For a graph of dropout voltage, see Figure 22. As with any linear regulator, PSRR and the transient response degrade as $(V_{IN} - V_{OUT})$ approaches dropout operation. See Figure 23 for dropout performance.

8.1.5.1 Behavior When Transitioning From Dropout Into Regulation

Some applications may have transients that place the device into dropout, especially as this device can be powered from a battery with high ESR. A typical application with these conditions is using a stack of two 1.55-V coin-cell batteries with an ESR of 30 Ω to create a 2.5-V rail and experiencing a load transient from 1 μ A to 25 mA. This load transient causes the input supply to drop 750 mV, placing the device into dropout.

The load transient saturates the output stage of the error amplifier when the pass element is driven fully on, making the pass element function like a resistor from V_{IN} to V_{OUT} . The error amplifier response time to this load transient is limited because the error amplifier must first recover from saturation and then place the pass element back into active mode. During this time V_{OUT} overshoots because the pass element is functioning as a resistor from V_{IN} to V_{OUT} . This device uses a loop pulldown circuit to help mitigate the overshoot.

If operating under these conditions, applying a higher dc load or increasing the output capacitance reduces the overshoot because these solutions provide a path to dissipate the excess charge.

8.1.5.2 Behavior of Output Resulting From Line Transient When in Dropout

The output deviation resulting from a line transient can be significantly higher when the device is operating in dropout. As explained in the *Dropout Voltage* section, the response time of the error amplifier is limited when in dropout, so the output deviation is larger and can exceed twice the regulated output voltage. Care must be taken in applications where line transients are expected when the device is operating in dropout.

8.1.6 Undervoltage Lockout (UVLO) Operation

The UVLO circuit ensures that the device stays disabled before its input supply reaches the minimum operational voltage range, and ensures that the device shuts down when the input supply collapses. See Figure 46 for rising and falling thresholds. Figure 51 depicts the UVLO circuit response to various input voltage events. The diagram can be separated into the following parts:

- Region A: The device does not start until the input reaches the UVLO rising threshold
- Region B: Normal operation, regulating device
- Region C: Brownout event above the UVLO falling threshold (UVLO rising threshold UVLO hystersis). The
 output may fall out of regulation but the device is still enabled.
- Region D: Normal operation, regulating device
- Region E: Brownout event below the UVLO falling threshold. The device is disabled in most cases and the
 output falls as a result of the load and active discharge circuit. The device is re-enabled when the UVLO
 rising threshold is reached by the input voltage and a normal start-up follows.
- Region F: Normal operation followed by the input falling to the UVLO falling threshold
- Region G: The device is disabled as the input voltage falls below the UVLO falling threshold to 0 V. The
 output falls as a result of the load and active discharge circuit.




Figure 51. Typical UVLO Operation

8.1.7 Power Dissipation (P_D)

Circuit reliability demands that proper consideration be given to device power dissipation, location of the circuit on the printed circuit board (PCB), and correct sizing of the thermal plane. The PCB area around the regulator must be as free as possible of other heat-generating devices that cause added thermal stresses.

Equation 2 calculates the maximum allowable power dissipation for the device in a given package:

$$P_{D-MAX} = ((T_J - T_A) / R_{\theta,JA}) \tag{2}$$

Equation 3 represents the actual power being dissipated in the device:

$$P_{D} = (V_{IN} - V_{OUT}) \times I_{OUT}$$
(3)

An important note is that power dissipation can be minimized, and thus greater efficiency achieved, by proper selection of the system voltage rails. Proper selection allows the minimum input-to-output voltage differential to be obtained. The low dropout of the TPS7A05 allows for maximum efficiency across a wide range of output voltages.

The main heat conduction path for the device depends on the ambient temperature and the thermal resistance across the various interfaces between the die junction and ambient air.

The maximum power dissipation determines the maximum allowable junction temperature (T_J) for the device. According to Equation 4, maximum power dissipation and junction temperature are most often related by the junction-to-ambient thermal resistance $(R_{\theta JA})$ of the combined PCB and device package and the temperature of the ambient air (T_A) . The equation is rearranged in Equation 5 for output current.

$$T_{J} = T_{A} + (R_{\theta JA} \times P_{D}) \tag{4}$$

$$I_{OUT} = (T_J - T_A) / [R_{\theta JA} \times (V_{IN} - V_{OUT})]$$
(5)

Unfortunately, this thermal resistance $(R_{\theta JA})$ is highly dependent on the heat-spreading capability built into the particular PCB design, and therefore varies according to the total copper area, copper weight, and location of the planes. The $R_{\theta JA}$ recorded in the *Thermal Information* table is determined by the JEDEC standard, PCB, and copper-spreading area, and is only used as a relative measure of package thermal performance. For a well-designed thermal layout, $R_{\theta JA}$ is actually the sum of the DQN package junction-to-case (bottom) thermal resistance $(R_{\theta JC(bot)})$ plus the thermal resistance contribution by the PCB copper.



8.1.7.1 Estimating Junction Temperature

The JEDEC standard now recommends the use of psi (Ψ) thermal metrics to estimate the junction temperatures of the LDO when in-circuit on a typical PCB board application. These metrics are not strictly speaking thermal resistances, but rather offer practical and relative means of estimating junction temperatures. These psi metrics are determined to be significantly independent of the copper-spreading area. The key thermal metrics $(\Psi_{JT}$ and $\Psi_{JB})$ are used in accordance with Equation 6 and are given in the *Thermal Information* table.

$$\Psi_{JT}$$
: $T_J = T_T + \Psi_{JT} \times P_D$ and Ψ_{JB} : $T_J = T_B + \Psi_{JB} \times P_D$

where:

- P_D is the power dissipated as explained in Equation 3
- T_T is the temperature at the center-top of the device package, and
- T_B is the PCB surface temperature measured 1 mm from the device package and centered on the package edge
 (6)

8.1.7.2 Recommended Area for Continuous Operation

The operational area of an LDO is limited by the dropout voltage, output current, junction temperature, and input voltage. The recommended area for continuous operation for a linear regulator is shown in Figure 52 and can be separated into the following regions:

- Dropout voltage limits the minimum differential voltage between the input and the output (V_{IN} V_{OUT}) at a given output current level; see the *Dropout Voltage* section for more details.
- The rated output currents limits the maximum recommended output current level. Exceeding this rating
 causes the device to fall out of specification.
- The rated junction temperature limits the maximum junction temperature of the device. Exceeding this rating
 causes the device to fall out of specification and reduces long-term reliability.
 - Equation 5 provides the shape of the slope. The slope is nonlinear because the maximum rated junction temperature of the LDO is controlled by the power dissipation across the LDO, thus when V_{IN} - V_{OUT} increases the output current must decrease.
- The rated input voltage range governs both the minimum and maximum of V_{IN} V_{OUT}.




Figure 52. Region Description for Continuous Operation

8.2 Typical Application




Figure 53. Operation From the Battery Input Supply

8.2.1 Design Requirements

Table 2 summarizes the design requirements for Figure 53.


Table 2. Design Parameters

PARAMETER	DESIGN REQUIREMENT
Input voltage	3.0 V to 2.0 V (CR2032 battery)
Output voltage	1.0 V, ±2% (T _J from -40 to +85°C)
Output load	10 mA

8.2.2 Design Considerations

For this design example, the 1.0-V, fixed-version TPS7A0510 device is selected. A single CR2032 coin-cell battery was used, thus a 1.0- μ F input capacitor is recommended to minimize transient currents drawn from the battery. A 1.0- μ F output capacitor is also recommended for excellent load transient response. The dropout voltage (V_{DO}) is kept within the TPS7A05 dropout voltage specification for the 1.0-V output voltage option to keep the device in regulation under all load and temperature conditions for this design. The very small ground current consumed by the regulator shown in Figure 54 allows for long battery life.

8.2.3 Application Curve



9 Power Supply Recommendations

This device is designed to operate from an input supply voltage range of 1.4 V to 5.5 V. The input supply must be well regulated and free of spurious noise. To ensure that the output voltage is well regulated and dynamic performance is optimum, the input supply must be at least $V_{OUT(nom)} + 0.5 \text{ V}$. A 1 μF or greater input capacitor is recommended to be used to reduce the impedance of the input supply, especially during transients.



10 Layout

10.1 Layout Guidelines

- Place input and output capacitors as close to the device as possible
- Use copper planes for device connections to optimize thermal performance
- Place thermal vias around the device to distribute heat
- Do not place a thermal via directly beneath the thermal pad of the DQN package. A via can wick solder or solder paste away from the thermal pad joint during the soldering process, leading to a compromised solder joint on the thermal pad.

10.2 Layout Example




Figure 55. Layout Example for the YKA Package




Figure 56. Layout Example for the DBV Package




Figure 57. Layout Example for the DQN Package



11 Device and Documentation Support

11.1 Device Support

11.1.1 Spice Models

SPICE models for the TPS7A05 are available through the product folder under Tools & software.

11.1.2 Device Nomenclature

Table 3. Device Nomenclature (1)(2)

PRODUCT	V _{OUT}
TPS7A05 xx(x)Pyyyz	 xx(x) is the nominal output voltage. For output voltages with a resolution of 100 mV, two digits are used in the ordering number; otherwise, three digits are used (for example, 28 = 2.8 V; 125 = 1.25 V). P is optional; P indicates an active output discharge feature. yyy is the package designator. z is the package quantity. R is for reel (3000 pieces), T is for tape (250 pieces).

- (1) For the most current package and ordering information see the Package Option Addendum at the end of this document, or visit the device product folder on www.ti.com.
- (2) Output voltages from 1.0 V to 3.3 V in 50-mV increments are available. Contact the factory for details and availability.

11.2 Documentation Support

11.2.1 Related Documentation

For related documentation see the following:

Universal Low-Dropout (LDO) Linear Voltage Regulator MultiPkgLDOEVM-823 Evaluation Module

11.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

11.4 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

11.5 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

11.6 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

11.7 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.



12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.





24-Aug-2018

PACKAGING INFORMATION

Orderable Device	Orderable Device Status Package Type Package Pins Package Eco Pla Drawing Otty (2)		Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples			
TPS7A0508PDBVR	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	1C6F	Samples
TPS7A0508PDBVT	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	1C6F	Samples
TPS7A0508PDQNR	ACTIVE	X2SON	DQN	4	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	6G	Samples
TPS7A0508PDQNT	ACTIVE	X2SON	DQN	4	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	6G	Samples
TPS7A0508PYKAR	PREVIEW	DSBGA	YKA	4	12000	TBD	Call TI	Call TI	-40 to 125		
TPS7A0510PDBVR	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	1IKF	Samples
TPS7A0510PDBVT	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	1IKF	Samples
TPS7A0510PDQNR	ACTIVE	X2SON	DQN	4	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	C7	Samples
TPS7A0510PDQNT	ACTIVE	X2SON	DQN	4	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	C7	Samples
TPS7A0510PYKAR	PREVIEW	DSBGA	YKA	4	12000	TBD	Call TI	Call TI	-40 to 125		
TPS7A0512PDBVR	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	1ILF	Samples
TPS7A0512PDBVT	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	1ILF	Samples
TPS7A0512PDQNR	ACTIVE	X2SON	DQN	4	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	C8	Samples
TPS7A0512PDQNT	ACTIVE	X2SON	DQN	4	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	C8	Samples
TPS7A0512PYKAR	PREVIEW	DSBGA	YKA	4	12000	TBD	Call TI	Call TI	-40 to 125		
TPS7A0515PDBVR	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	1IMF	Samples
TPS7A0515PDBVT	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	1IMF	Samples
TPS7A0515PDQNR	ACTIVE	X2SON	DQN	4	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	C9	Samples



www.ti.com

24-Aug-2018

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TPS7A0515PDQNT	ACTIVE	X2SON	DQN	4	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	C9	Samples
TPS7A0515PYKAR	PREVIEW	DSBGA	YKA	4	12000	TBD	Call TI	Call TI	-40 to 125		
TPS7A051825PYKAR	PREVIEW	DSBGA	YKA	4	12000	TBD	Call TI	Call TI	-40 to 125		
TPS7A0518PDBVR	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	1INF	Samples
TPS7A0518PDBVT	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	1INF	Samples
TPS7A0518PDQNR	ACTIVE	X2SON	DQN	4	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	CA	Samples
TPS7A0518PDQNT	ACTIVE	X2SON	DQN	4	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	CA	Samples
TPS7A0518PYKAR	PREVIEW	DSBGA	YKA	4	12000	TBD	Call TI	Call TI	-40 to 125		
TPS7A0522PDBVR	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	1P3F	Samples
TPS7A0522PDBVT	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	1P3F	Samples
TPS7A0525PDBVR	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	1IOF	Samples
TPS7A0525PDBVT	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	1IOF	Samples
TPS7A0525PDQNR	ACTIVE	X2SON	DQN	4	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	СВ	Samples
TPS7A0525PDQNT	ACTIVE	X2SON	DQN	4	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	СВ	Samples
TPS7A0525PYKAR	PREVIEW	DSBGA	YKA	4	12000	TBD	Call TI	Call TI	-40 to 125		
TPS7A05285PDBVR	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	1IRF	Samples
TPS7A05285PDBVT	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	1IRF	Samples
TPS7A05285PDQNR	ACTIVE	X2SON	DQN	4	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	CC	Samples
TPS7A05285PDQNT	ACTIVE	X2SON	DQN	4	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	CC	Samples
TPS7A05285PYKAR	PREVIEW	DSBGA	YKA	4	12000	TBD	Call TI	Call TI	-40 to 125		



PACKAGE OPTION ADDENDUM

24-Aug-2018

Orderable Device	Status	Package Type	_	Pins	_	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
TPS7A0528PDQNR	ACTIVE	X2SON	DQN	4	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	DH	Samples
TPS7A0528PDQNT	ACTIVE	X2SON	DQN	4	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	DH	Samples
TPS7A0530PDQNR	ACTIVE	X2SON	DQN	4	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	DG	Samples
TPS7A0530PDQNT	ACTIVE	X2SON	DQN	4	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	DG	Samples
TPS7A0530PYKAR	PREVIEW	DSBGA	YKA	4	12000	TBD	Call TI	Call TI	-40 to 125		
TPS7A0531PDBVR	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	1P4F	Samples
TPS7A0531PDBVT	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	1P4F	Samples
TPS7A0533PDBVR	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	1IPF	Samples
TPS7A0533PDBVT	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	1IPF	Samples
TPS7A0533PDQNR	ACTIVE	X2SON	DQN	4	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	CD	Samples
TPS7A0533PDQNT	ACTIVE	X2SON	DQN	4	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	CD	Samples
TPS7A0533PYKAR	PREVIEW	DSBGA	YKA	4	12000	TBD	Call TI	Call TI	-40 to 125		

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".



PACKAGE OPTION ADDENDUM

24-Aug-2018

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.


Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 2-Aug-2018

TAPE AND REEL INFORMATION



TAPE DIMENSIONS + K0 - P1 - B0 W Cavity - A0 -

	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS7A0508PDBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS7A0508PDBVT	SOT-23	DBV	5	250	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS7A0508PDQNR	X2SON	DQN	4	3000	180.0	9.5	1.16	1.16	0.5	4.0	8.0	Q2
TPS7A0508PDQNT	X2SON	DQN	4	250	180.0	9.5	1.16	1.16	0.5	4.0	8.0	Q2
TPS7A0510PDBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS7A0510PDBVT	SOT-23	DBV	5	250	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS7A0510PDQNR	X2SON	DQN	4	3000	180.0	9.5	1.16	1.16	0.5	4.0	8.0	Q2
TPS7A0510PDQNT	X2SON	DQN	4	250	180.0	9.5	1.16	1.16	0.5	4.0	8.0	Q2
TPS7A0512PDBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS7A0512PDBVT	SOT-23	DBV	5	250	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS7A0512PDQNR	X2SON	DQN	4	3000	180.0	9.5	1.16	1.16	0.5	4.0	8.0	Q2
TPS7A0512PDQNT	X2SON	DQN	4	250	180.0	9.5	1.16	1.16	0.5	4.0	8.0	Q2
TPS7A0515PDBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS7A0515PDBVT	SOT-23	DBV	5	250	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS7A0515PDQNR	X2SON	DQN	4	3000	180.0	9.5	1.16	1.16	0.5	4.0	8.0	Q2
TPS7A0515PDQNT	X2SON	DQN	4	250	180.0	9.5	1.16	1.16	0.5	4.0	8.0	Q2
TPS7A0518PDBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS7A0518PDBVT	SOT-23	DBV	5	250	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3



PACKAGE MATERIALS INFORMATION

www.ti.com 2-Aug-2018

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS7A0518PDQNR	X2SON	DQN	4	3000	180.0	9.5	1.16	1.16	0.5	4.0	8.0	Q2
TPS7A0518PDQNT	X2SON	DQN	4	250	180.0	9.5	1.16	1.16	0.5	4.0	8.0	Q2
TPS7A0522PDBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS7A0522PDBVT	SOT-23	DBV	5	250	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS7A0525PDBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS7A0525PDBVT	SOT-23	DBV	5	250	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS7A0525PDQNR	X2SON	DQN	4	3000	180.0	9.5	1.16	1.16	0.5	4.0	8.0	Q2
TPS7A0525PDQNT	X2SON	DQN	4	250	180.0	9.5	1.16	1.16	0.5	4.0	8.0	Q2
TPS7A05285PDBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS7A05285PDBVT	SOT-23	DBV	5	250	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS7A05285PDQNR	X2SON	DQN	4	3000	180.0	9.5	1.16	1.16	0.5	4.0	8.0	Q2
TPS7A05285PDQNT	X2SON	DQN	4	250	180.0	9.5	1.16	1.16	0.5	4.0	8.0	Q2
TPS7A0528PDQNR	X2SON	DQN	4	3000	180.0	9.5	1.16	1.16	0.5	4.0	8.0	Q2
TPS7A0528PDQNT	X2SON	DQN	4	250	180.0	9.5	1.16	1.16	0.5	4.0	8.0	Q2
TPS7A0530PDQNR	X2SON	DQN	4	3000	180.0	9.5	1.16	1.16	0.5	4.0	8.0	Q2
TPS7A0530PDQNT	X2SON	DQN	4	250	180.0	9.5	1.16	1.16	0.5	4.0	8.0	Q2
TPS7A0531PDBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS7A0531PDBVT	SOT-23	DBV	5	250	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS7A0533PDBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS7A0533PDBVT	SOT-23	DBV	5	250	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS7A0533PDQNR	X2SON	DQN	4	3000	180.0	9.5	1.16	1.16	0.5	4.0	8.0	Q2
TPS7A0533PDQNT	X2SON	DQN	4	250	180.0	9.5	1.16	1.16	0.5	4.0	8.0	Q2



www.ti.com 2-Aug-2018



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS7A0508PDBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS7A0508PDBVT	SOT-23	DBV	5	250	210.0	185.0	35.0
TPS7A0508PDQNR	X2SON	DQN	4	3000	184.0	184.0	19.0
TPS7A0508PDQNT	X2SON	DQN	4	250	184.0	184.0	19.0
TPS7A0510PDBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS7A0510PDBVT	SOT-23	DBV	5	250	210.0	185.0	35.0
TPS7A0510PDQNR	X2SON	DQN	4	3000	184.0	184.0	19.0
TPS7A0510PDQNT	X2SON	DQN	4	250	184.0	184.0	19.0
TPS7A0512PDBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS7A0512PDBVT	SOT-23	DBV	5	250	210.0	185.0	35.0
TPS7A0512PDQNR	X2SON	DQN	4	3000	184.0	184.0	19.0
TPS7A0512PDQNT	X2SON	DQN	4	250	184.0	184.0	19.0
TPS7A0515PDBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS7A0515PDBVT	SOT-23	DBV	5	250	210.0	185.0	35.0
TPS7A0515PDQNR	X2SON	DQN	4	3000	184.0	184.0	19.0
TPS7A0515PDQNT	X2SON	DQN	4	250	184.0	184.0	19.0
TPS7A0518PDBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS7A0518PDBVT	SOT-23	DBV	5	250	210.0	185.0	35.0
TPS7A0518PDQNR	X2SON	DQN	4	3000	184.0	184.0	19.0
TPS7A0518PDQNT	X2SON	DQN	4	250	184.0	184.0	19.0




PACKAGE MATERIALS INFORMATION

www.ti.com 2-Aug-2018

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS7A0522PDBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS7A0522PDBVT	SOT-23	DBV	5	250	210.0	185.0	35.0
TPS7A0525PDBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS7A0525PDBVT	SOT-23	DBV	5	250	210.0	185.0	35.0
TPS7A0525PDQNR	X2SON	DQN	4	3000	184.0	184.0	19.0
TPS7A0525PDQNT	X2SON	DQN	4	250	184.0	184.0	19.0
TPS7A05285PDBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS7A05285PDBVT	SOT-23	DBV	5	250	210.0	185.0	35.0
TPS7A05285PDQNR	X2SON	DQN	4	3000	184.0	184.0	19.0
TPS7A05285PDQNT	X2SON	DQN	4	250	184.0	184.0	19.0
TPS7A0528PDQNR	X2SON	DQN	4	3000	184.0	184.0	19.0
TPS7A0528PDQNT	X2SON	DQN	4	250	184.0	184.0	19.0
TPS7A0530PDQNR	X2SON	DQN	4	3000	184.0	184.0	19.0
TPS7A0530PDQNT	X2SON	DQN	4	250	184.0	184.0	19.0
TPS7A0531PDBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS7A0531PDBVT	SOT-23	DBV	5	250	210.0	185.0	35.0
TPS7A0533PDBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS7A0533PDBVT	SOT-23	DBV	5	250	210.0	185.0	35.0
TPS7A0533PDQNR	X2SON	DQN	4	3000	184.0	184.0	19.0
TPS7A0533PDQNT	X2SON	DQN	4	250	184.0	184.0	19.0



DIE SIZE BALL GRID ARRAY




NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.



DIE SIZE BALL GRID ARRAY




NOTES: (continued)

3. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. For more information, see Texas Instruments literature number SNVA009 (www.ti.com/lit/snva009).



DIE SIZE BALL GRID ARRAY



NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.





Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4073253/P







NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. Reference JEDEC MO-178.





- 4. Publication IPC-7351 may have alternate designs.
- 5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





- 6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 7. Board assembly site may have different recommendations for stencil design.







NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. Reference JEDEC MO-178.





- 4. Publication IPC-7351 may have alternate designs.
- 5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





- 6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 7. Board assembly site may have different recommendations for stencil design.






Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4210367/F



PLASTIC SMALL OUTLINE - NO LEAD




NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.
- 4. Features may not exist. Recommend use of pin 1 marking on top of package for orientation purposes.
- 5. Shape of exposed side leads may differ.
- 6. Number and location of exposed tie bars may vary.




PLASTIC SMALL OUTLINE - NO LEAD



- 7. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 8. If any vias are implemented, it is recommended that vias under paste be filled, plugged or tented.



PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate
design recommendations.



IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.